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Abstract—A compact model for molecular electronic devices
that considers the accumulation of charge on the molecule by
an equivalent capacitive charging process which is suitable for
transient analyses is presented. The model is used to examine the
viability of molecular devices in future electronics applications.
Further Monte Carlo simulations are carried out to examine
digital behaviour in the face of a statistical spread in device
characterising parameters, revealing relatively robust circuit
behaviour and showcasing the model’s capability to relate fun-
damental physical constants governing the quantum mechanical
behavior of the device to abstract figures of merit.
I. INTRODUCTION
Molecular conductors are of great interest from both a theo-
retical and an applied electronics point of view in extending the
SIA roadmap [1]. Due to recent success in measuring the I−V
characteristics of individual or small groups of molecules,
developing and controlling electronic molecules that can serve
as the active elements in future nano-electronic circuits has
become a current objective in this field [2], [3]. Although
developing a reliable molecular-electronics device still has
many key problems such as device stability, reproducibility
and the effective control of single-molecule transport, many
research groups have begun to examine possible system archi-
tectures which can use these devices to their best advantage
[4], [5], [6]. However, the current passing through these
molecular electronic devices is a highly nonlinear function of
applied bias voltage and its detailed physics-based description
is computationally very complex. The complexity of solving
for currents and voltages is prohibitively high if many devices
are combined in interconnected functional structures [7], [8].
Conventional CMOS devices on the other hand are supported
by a hierarchy of models of varying degrees of sophistication
that allow the circuit designer to trade-off accuracy for run
time, allowing efficient simulation of complex circuits. Hence
developing a hierarchy of device and interconnect models and
an efficient simulation methodology is a key step in exploring
the system capabilities of molecular device based circuits, as
part of the search for miniaturization of devices beyond the
end of the SIA roadmap[1].
Recently, quantum-mechanical results obtained with first-
principle methods have been used to construct an efficient
device-level model of prototype molecular electronic devices
[9], [10], such as the benzene-1,4-dithiol (BDT) molecule
bridging a break junction in a gold wire [11]. This model
expressed in terms of the BW formula, takes into account
only the coupling between the molecule and the contacts, the
energy levels of the molecule, and an estimate of the single-
electron charging energy for the molecule. We have used this
model in the past to explore suitable system architectures for
combining molecular devices in functional electronic circuits
[12], [13]. In this paper, we propose an extension of this model
that describes the dynamic behavior of the device and investi-
gate the potential performance impact that general molecular
electronics device technology could have on Very Large Scale
Integration (VLSI) circuit applications. We demonstrate digital
functionality for a cross-bar architecture with the molecu-
lar devices as active elements. The connection between the
quantum mechanical physics of the device and the high-
level behavior of a circuit is established through dependence
of these metrics on fundamental physical quantities such as
Planck’s constant and electron charge. In this article attention
is drawn to design considerations in a likely architecture, as
well as the qualitative aspects of the effect of the variation of
these quantities on circuit behavior.
II. DEVICE MODEL
A. Static Behavior
The transmitted current I through the metal-molecule-metal
junction is proportional to the transmission probability T (E)
describing the ease with which electrons can scatter through
the molecule from the source lead into the drain lead for
a range of energy levels around the Fermi energy of the
leads. When connecting the molecule to metallic contacts, the
discrete molecular levels broaden into quasicontinuum levels
due to hybridization with the metal Fermi-energy. The current
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where e is the electron charge and h is Planck’s constant.
For symmetric molecules, the two electro-chemical potentials
μs and μd (refering to the source and drain respectively) are
defined to be μs = Ef + eV/2; μd = Ef − eV/2, where
V is the bias voltage applied between the source and drain,
and Ef is the Fermi energy for the contacts. In the case of
weak molecule-electrode coupling, due to the weak interaction
between the leads and the molecule, the broadening of the
levels is much less than the separation between the levels.
Under this assumption, it is well known that the transmission
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Fig. 1. The transmission probability as a function of molecular energy and






Fig. 2. Enhanced molecular device model and dynamic behaviour



















represent the broadenings of
molecular levels by hybridization with the contacts and the
molecular level 
0
is related to the intrinsic chemistry of
the molecule. Depending on the strength of the electronic
coupling between the substrate and the molecule, the transport
mechanism proves to be very different. Γ can be tabulated
for a given molecule embedded between different types of
electrodes with different configuration structures. A plot of this
probability and corresponding I-V characteristics calculated
using Eq.(1) is given in Fig.(1). This model agrees quite well
with ab initio results.
B. Dynamic Behavior
For the purpose of circuit performance investigation, the
knowledge of the time constant related to the physical descrip-
tion of the device is sufficient for its dynamic characterization.
This time constant can be estimated by calculating the differ-
ence between the time spent by the electron in the region of
the scattering interaction and the time spent in the same region
in the absence of the scattering interaction. The delay time of
a single device may be relatively very small, on the order of
fs. However calculating this delay accurately is still critical
in designing functional synchronous systems. The event of
scattering is described using the scattering matrix S(E) [17].
S(E) is unitary and can be written as S(E) = exp(2iδ),
where δ(E) = −i log S(E) is the scattering phase shift.
For narrow isolated resonance with a single open channel,







by the BW one-level formula
tan[δ(E)] = − (Γ1+Γ2)/2
E−
0
[15]. The definition of the phase
shift δ(E) has a very intuitive physical meaning, as it is
related to the Wigner delay time τ which is the additional
time spent in the scattering process compared to free motion










Hence under the weak coupling condition, the time constant





when E = 
0
. We propose to use this time constant to describe
the dynamic behavior of the device, specifically to model the
response time required by the device to reach 63.2% of the
threshold voltage for a step input. Hence the complete model
for the device leads to a three terminal equivalent circuit shown
in Fig.2a where the third terminal is qualitatively equivalent
to the body terminal in a MOSFET, and the main current
providing path is drain to source, with a forward characteristic
equivalent to a complex diode having an I-V characteristic
given by the BW model. The full device characteristic is given
by,
IDS(t) = I0(1− exp(−t/τd)) (3)
where I
0
is the pulse amplitude calculated using the static
model for a given voltage.The third terminal can potentially be
connected to any voltage, but in a two-terminal configuration
is implicitly connected to signal ground. The rise times for
voltage step responses are in the scale of fS and shown in
Fig.2b.
III. DEMONSTRATION OF DIGITAL FUNCTIONALITIES
The model proposed in Sec.II can be used to describe
two terminal symmetric devices using resonant tunneling
as a conduction mechanism. The device models have been
implemented using the analog hardware description language
VerilogA, allowing arbitrary circuit configurations to be sim-
ulated for static and dynamic behavior within the analog
and mixed-signal simulation environment from Cadence. The
most promising architecture for 2 terminal nano device based
systems based on fabrication considerations [4] is a Pro-
grammable Logic Array (PLA) type structure, with horizontal
and vertical nanowires on different planes, and connetivity
between planes achieved by the nano devices. In this case,
each junction consists of an extended molecule sandwiched
between metal electrodes. As the symmetry of the device
allows current to flow in both directions some restrictions on
design style and limitations on the noise margin are imposed.
To examine these considerations and the viability of such
circuits in VLSI applications, two representative gates (AND,
OR) were constructed (Fig.3a) and simulated.
Design considerations for the gates can be divided into
optimisation of static and dynamic metrics. The fundamental
1820
















Fig. 3. a.Schematics of AND gate and OR gate; b.difference between two
logic levels as a function of Rp; c. ideal logic levels for Γ = 0.1 and 
0
= 1.5
while the optimal vlues for Rp was used
static metrics of interest are the dc output voltages and noise
margin - the separation between the highest low and lowest
high output voltages. The basic requirement on the dc output
voltages is that the lowest high voltage be significantly higher
than the equivalent thermal noise related voltage at the oper-
ating temperature, around 20mV at room temperature for an
estimated load capacitance of 10aF from V 2outCload  KBT .
This requirement governs the choice of Rp, as for a given Vdd,
having a very large Rp maximises the value for an input of
“11”. However Rp also needs to be sufficiently low so that for
an input of “10” or “01” a large enough separation is achieved
between the low output of the AND gate and the high output
of the OR gate. Fig.3b shows this separation between logic
levels as a function of Rp, showing the value that maximises
noise margin. Fig.3c gives the ideal logic levels for these two
gates when the optimal values for Rp was used.
In this PLA type architecture, the general form of a gate
is a complex network of molecules with pull-up and pull-
down resistors, where the input vector is on the row wires
and the output is presented vertically on the column wires.
The schematic of Fig.4 illustrates this general structure in
the form of a two-input AND gate, with the simulated truth
table in Fig 4b. A useful analyis can be carried out by
considering each molecular device as an equivalent resistance,
and characterising the gate by an output impedance. Such an
approach provides both design insight, as well as allowing for
the investigation of the effect of statistical variation on circuit
metrics, as we demonstrate below.
The equivalent resistances of these molecular devices de-
pend on applied voltages and are defined as the slope of the
I − V graph at a particular point: RA,B,C = dV/dI . The I-V
characteristic of the device shows that within a limited region
of applied voltage, the resistances of the devices do not change
much. For Γ = 0.3 and 
0
= 1.25 , the resistance of each
device for different input patterns are given in Table I. Since



















= 0.1eV ; 
0
= 1.5eV ; Rup = Rdown = 1GΩ; Cload = 10aF
RA RB RC 3R/2 Zsim τcal (fs) τsim (fS)
00 68.92 68.92 68.92 103.38 103.4
↓ 1033.8 992.8
01 67.26 67.26 68.92 102.38 100.1
10 67.26 67.26 68.92 102.38 100.1
↓ 1023.8 1022
11 68.92 68.92 68.92 103.38 100.1
TABLE I
for optimisation of static metric outlined previously result in
Rup and Rdown being of the order of 1GΩ in order to have
minimal Vdd.
Now from network theory the output impendence can be
calculated as
Zout = RxRC(1/Rup + 1/RA + 1/RB + 1/RC) (4)
≈ (RARB + RARB + RBRC)/(RA + RB)














approximation is due to the fact that Rup,down  RA,B,C ,
and a further simplification Zout ≈ 3R/2 is made possible
by recognising that RA ≈ RB ≈ RC ≈ R. One of the
fundamental dynamic metrics is delay, and the enhanced BW
based model allows the gate delay to be accurately calculated.
It turns out that in comparison with any significant load
capacitance, the effective internal capacitance is negligibly
small, and the delay time τg of the gate is a function of the
output impedance and load capacitance τg = ZoutCload. The
accuracy of this analysis is confirmed by the simulation results
of Table I, with a very close match between the estimated and
simulated values for Zout as well as gate delay. Hence it can
be said that for this particular gate, the delay depends only on
the effective resistance of the device.
IV. STATISTICAL TREATMENT
Due to the inherently poor control over nano-fabrication
techniques, it is difficult to form identical molecular junctions.
Hence the fundamental physical constants of Γ and 
0
can be
expected to vary over a range, and it is necessary to be able to
predict the behaviour of a system under such conditions. The
abstract model proposed in the paper allows such predictions
by enabling circuit-level Monte Carlo simulations, greatly
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Fig. 5. the density distribution of resistance of the molecular device
reducing the computational burden. The basic premise of this







be calculated by using first-principle calculations for a given
system, where Γ is related to the imaginary part of the self-
energies, and 
0
is related to the molecule energy level mol
principally, as well as the self-energies [6]. A case of special
interest occurs when the quantities 
0
and Γ of each device
are related to a single random number εr for that device, as
Γ = Γ
0
+ Aεr and 0 = mol + Bεr. The quantities A and
B are constants, and εr are independent identically distributed
random variables with mean value zero. The mean values of 
0
and Γ are thus mol and Γ0. Example probability distributions
for 
0
and Γ are 0.5eV < 
0
< 2.25eV and 0.05eV <
Γ < 0.55eV respectively. A histogram of the device resistance
obtained from Monte Carlo simulations with bias voltages
ranging from 0.5 − 5.5V is shown in Fig. 5. When the bias
voltage was increased to around 4V , the resistance reached its
lowest value with μ = 52.683kΩ. The last subfigure in Fig.
5 shows the mean values of the resistance at different bias
points. Given the statistical variation of the device resistance,
it is now straightforward to calculate the statistical spread
of the gate delay using the same approximation as for the
point case. This is compared with the simulated results for
the delay distribution in Fig.6, showing a good match. The
further abstraction of the gate as an equivalent impedance is
thus able to offer a massive reduction in the simulation time of
circuits involving millions of such molecular electronic gates.
The simulations also show that the gate level implementation
is relatively robust in the face of significant statistical variation
in device parameters
V. CONCLUSION
An abstract representation of molecular electronic digital
gates based on an enhanced BW model has been presented.
Using this abstract model, the viability of molecular elctronics
based applications has been explored, and a method of design-
ing diverse functional gates demonstrated. It is also shown
how the abstract characterisation permits the investigation of
the effect of statistical spread inherent in fundamental device
a b
Fig. 6. the density distribution for simulated and calculated delay time
parameters on canonical digital metrics, by greatly reducing
the computational complexity of a transient simulation. The
preliminary study carried out shows relatively robust behaviour
with respect to both noise margin and delay.
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